Senior Signal Integrity Engineer, Platforms

Minimum qualifications:

• Bachelor’s degree in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience.
  
• 4 years of experience working in a signal integrity technical environment, or 3 years of experience with an advanced degree.

Preferred qualifications:

• Master's or PhD degree in Electrical Engineering, Computer Engineering, Physics, or a related field.
  
• 1 year of experience in technical leadership.
  
• Experience with Allegro, ADS, MATLAB, PowerDC, PowerSI, HFSS, SIwave, and CST.
• Experience with SerDes testing in a lab setting, and familiarity with PCIE, DDR, SATA, and Ethernet standards. Understanding of state-of-the-art SERDES capabilities, and of FEC and its implications for system design.
• Experience with product development process for mass volume production design, with a focus on signal integrity and lab validation.
• Familiarity with PCB, connector, or cable design and assembly processes, including materials and component selection.

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Our Platforms Infrastructure Engineering team designs and builds the hardware and software technologies that power all of Google's services. Our computational challenges are complex and unique, enabled by custom hardware designed and made in-house.

The US base salary range for this full-time position is $142,000-$211,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

• Lead System SI design on data center hardware products.
• Collaborate with board, chip and system engineers, design partners and chip vendors, to drive system SI design, explore layout and manufacturability tradeoffs, and ensure that product functions as required. 
• Drive ASIC, package, board, connector, and cable vendors to develop new interconnect technologies.
• System interconnect bring up and qualification (working with test engineers), including configuring chips to ensure adequate margin.
• Drive solutions for SI issues with design engineers, PCB designers, and the system team. Run trade-off analysis on performance and cost.