Role Summary:
As a key player on the Design team, you will participate in the RTL design and development of the signal processing path for Aevaβs 4-D Lidar processing chip. You will be responsible for implementing and/or integrating sub-components of the design in ASIC.