Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  
• Experience in verifying digital systems using standard IP components/interconnects (microprocessor cores, hierarchical memory subsystems).
• Experience in verifying digital logic at Register Transfer Level(RTL) using SystemVerilog for Application-Specific Integrated Circuit(ASICs).
  
• Experience with object oriented programming.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture, or equivalent practical experience.
• Experience with Camera Image Signal Processor(ISP) image processing or other multimedia IPs such as Display or Video Codec.
  
• Experience with verification techniques, System Verilog Assertions (SVA) and assertion-based verification.
• Experience with Gate-Level Simulation(GLS), low-power Design Verification(DV), and support of System-on-Chip(SOC) DV.
  
• Experience creating and using verification components and environments in a standard verification methodology such as UVM.

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

• Plan the verification of multimedia intellectual property(IPs) at Subsystem and full chip level by fully understanding the design specification and interacting with architecture and design engineers to identify important verification scenarios.
  
• Create and enhance constrained-random verification environments using System Verilog and Universal Verification Methodology (UVM).
  
• Identify and write all types of coverage measures for stimulus and corner-cases.
  
• Debug tests with design engineers to deliver functionally correct design blocks.
  
• Close coverage measures to identify verification holes and to show progress towards tape-out.