Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  
• 12 years of experience in silicon timing closure and chip integration.
  
• Experience with STA sign-off constraint authoring for full-chip level, tape-out sign-off requirements, checklists, and associated automation.
  
• Experience in one or more static timing tools: PrimeTime, Tempus, Timing Closure, STA, Timing ECO using Tweaker, Primeclosure, DMSA.
  

Preferred qualifications:

• Master's degree in Electrical Engineering, or in a related technical field.
• Experience in extraction of design parameters, QoR metrics, and analyzing data trends.
  
• Knowledge of semiconductor device physics and transistor characteristics.
  

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

• Drive the sign-off timing convergence for high performance designs.
  
• Set up timing constraints, defining the overall Static Timing Analysis (STA) methodology.
  
• Set up the STA infrastructure and sign-off convergence flows.
  
• Work with block owners throughout the project for sign-off timing convergence.